



Modular Sequential Logic

1



Agenda

- Shift Register
- Design Examples Using Register
- Counters
- Modulo-N Counter



2

Shift Register


- A Shift Register is a sequential logic module constructed from flip-flop.
- That manipulates the bit position of binary data by shifting data bits to the left or right.

3

Shift Register



(b)



(c)

4



Shift Register

- **Parallel in** : one input line for each flip-flop with data to be entered into the register.
- **Parallel out** : one input line coming from each flip-flop Q terminal.
- **Shift pulse (CLOCK)** : a pulse on this control line makes the data in the register move over one cell.

5




Shift Register

- **Serial in** : data line feeding the first cell in the shift register; a bit enters on each Shift pulse.
- **Serial out** : data line from the Q terminal of the last flip-flop in the register; a bit exits on each Shift pulse.
- **Clear** : a pulse on this line drives all the flip-flop in the register to logic 0.
- **Preset** : a pulse on this line drives all the flip-flop in the register to logic 1.

6

Shift Register


7491 (SISO)



7

Shift Register


74164 (SI S/P O)



8

Shift Register

- 7496 (SI S/P O)





Clear	Preset Enable	Inputs					Clock	Serial	Outputs				
		A	B	C	D	E			QA	QB	QC	QD	QE
L	L	x	x	x	x	x	x	x	L	L	L	L	L
L	x	L	L	L	L	L	x	x	L	L	L	L	L
H	H	H	H	H	H	H	x	x	H	H	H	H	H
H	H	L	L	L	L	L	L	x	QA0	QB0	QC0	QD0	QE0
H	H	H	L	H	L	H	L	x	H	QB0	H	QD0	H
H	L	x	x	x	x	x	L	x	QA0	QB0	QC0	QD0	QE0
H	L	x	x	x	x	x	↑	H	H	QA _n	QB _n	QC _n	QD _n
H	L	x	x	x	x	x	↑	L	L	QA _n	QB _n	QC _n	QD _n

9

Shift Register

- 74165 (SI S/P O with Load)




Shift/load	Clock inhibit	Clock	Serial	Inputs		Internal outputs		Output
				A...H	Parallel	QA	QB	
L	x	x	x	a...h	x	a	b	h
H	L	L	x	x	x	QA0	QB0	QH0
H	L	↑	H	x	H	QA _n	QB _n	QH _n
H	L	↑	L	x	L	QA _n	QB _n	QH _n
H	H	x	x	x	x	QA0	QB0	QH0

10

Shift Register

74179 (SI S/P O with Load)




Inputs			Mode
Clear	Shift	Load	
L	x	x	Asynchronous clear
H	H	x	Shift
H	L	H	Synchronous load
H	L	L	Data hold

11

Shift Register

74165 (SI S/P O with Load)





Inputs				Internal signals ($i = A, B, C, D$) S_j	Mode
Clear	S0	S1	Clock		
L	x	x	x	x	Asynchronous clear
H	L	L	x	x	Clock inhibit (data hold)
H	L	H	↑	Q_{i+1}	Shift left
H	H	L	↑	Q_{i-1}	Shift right
H	H	H	↑	i	Parallel load

12

Counters


Asynchronous Binary Counters



15

Counters


Down Counters



16

Counters



Up/Down Counters



17

Modulo-N Counters


Synchronous BCD Counters



18


Modulo-N Counters

- Asynchronous BCD Counters




Modulo-N Counters

- Modulo-6 and 12 Counter





Modulo-N Counters

- Asynchronously Resetting Modulo-N Counters



Modulo-N Counters

- Synchronously Resetting Modulo-N Counters



Modulo-N Counters

Design a 13-state ring counter with active low outputs using a counter and a decoder. Since $2^4 > 13 > 2^3$ the desired ring counter can be constructed from a modulo-13 counter and a 4-to-16 decoder.

